## **Objective:**

The lab #4 had two parts to do. In part 1, the objective of the lab was to build a 4-bit CPU that executes the given set of instructions. The ACC and PC were displayed as shown in the given figure 7-i and each instruction was two bytes long in the given format. To test the CPU, one DIP switch was used to enter both bytes of the instruction. If the LSB of PC is 0 then DIP switch is the BYTE 0 or op-code byte and if the LSB is 1 then DIP switch is BYTE 1 or source/destination code. In part 2, the full schematic was to be provided and simulate of 4-bit CPU that executes the instruction set in part 1 but where the instructions to be executed are stored in RAM and then executed.

## **Components:**

-One 74LS157 Quad 2/1 Data Selector (MUX)
-TWO 74LS00 Quad 2-input NAND gate
-One 7489 RAM
-TWO 74LS174 Hex D-Type Flip-Flop with Clear
-One 74LS181 Arithmetic Logic Unit/Function Generator
-Two 74LS247 BCD to 7-Segment Decoder/Driver
-One 17TOGSD-M SPDT (On)-(On) Toggle Switch
-Two 17DIP8SS 8-Switch DIP Switch Sets
-One 74LS569 Four-Bit Up/Down Counter
-5V Power Supply

-Four 1000 Ohm Resistors

# **Experimental Approach:**

| Mnemonic<br>NOP<br>INV<br>SHIFT<br>LDI<br>LOAD<br>STORE<br>ADD<br>SUB<br>AND<br>OR<br>ADD I<br>SUB I | definition (recursive)<br>ACC-> ACC<br>ACC -> ACC<br>ACC plus ACC -> ACC<br>DB -> ACC<br>RAM -> ACC<br>ACC -> RAM<br>ACC plus RAM -> ACC<br>ACC plus RAM -> ACC<br>ACC (AND) RAM -> ACC<br>ACC (OR) RAM -> ACC<br>ACC (OR) RAM -> ACC<br>ACC plus DB -> ACC<br>ACC plus DB -> ACC |
|------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| LOAD                                                                                                 | RAM -> ACC                                                                                                                                                                                                                                                                        |
| STORE                                                                                                | ACC -> RAM                                                                                                                                                                                                                                                                        |
| ADD                                                                                                  | ACC plus RAM -> ACC                                                                                                                                                                                                                                                               |
| SUB                                                                                                  | ACC minus RAM -> ACC                                                                                                                                                                                                                                                              |
| AND                                                                                                  | ACC (AND) RAM -> ACC                                                                                                                                                                                                                                                              |
| OR                                                                                                   | ACC (OR) RAM -> ACC                                                                                                                                                                                                                                                               |
| ADD I                                                                                                | ACC plus DB -> ACC                                                                                                                                                                                                                                                                |
| SUB I                                                                                                | ACC minus DB -> ACC                                                                                                                                                                                                                                                               |
| AND I                                                                                                | ACC (AND) DB -> ACC                                                                                                                                                                                                                                                               |
| OR I                                                                                                 | ACC (OR) DB -> ACC                                                                                                                                                                                                                                                                |
| JMPZ                                                                                                 | 0 -> PC                                                                                                                                                                                                                                                                           |
| JIFZ                                                                                                 | 0 -> PC only if ACC=0 (Branch on Zero)                                                                                                                                                                                                                                            |
| JIFN                                                                                                 | 0-> PC only if ACC=1111 (Branch on Negative)                                                                                                                                                                                                                                      |
| JIFP                                                                                                 | 0-> PC only if ACC=0001 (Branch on Positive)                                                                                                                                                                                                                                      |

The CPU was build should execute the following instruction:

There are 16 input, 8 for BYTE0( even)[MUX,W,M,Cn,S3,S2,S1,S0], 8 for BYTE1(odd) [DB3,DB2,DB1,DB0,RAM3,RAM2,RAM1,RAM0]. "MUX" determines execute RAM or the date bus (DB) has the access to the ALU. "W" is the write enable for RAM. "Cn, M, S" are the 74181 ALU control lines. "DB" is date bus. "RAM0-RAM3" is the addresses in the ram.

|            | Mode | Select |            | Acti                                                                                                                                                                                                                                                                                                                                                                                               | ve LOW Operands              | Acti                                                                                                                                                                                                               | ve HIGH Operands         |  |  |
|------------|------|--------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--|--|
|            | Inp  | uts    |            |                                                                                                                                                                                                                                                                                                                                                                                                    | & F <sub>n</sub> Outputs     |                                                                                                                                                                                                                    | & F <sub>n</sub> Outputs |  |  |
|            |      |        |            | Logic                                                                                                                                                                                                                                                                                                                                                                                              | Arithmetic<br>(Note 2)       | Logic                                                                                                                                                                                                              | Arithmetic<br>(Note 2)   |  |  |
| <b>S</b> 3 | S2   | S1     | <b>S</b> 0 | (M = H)                                                                                                                                                                                                                                                                                                                                                                                            | (M = L) (C <sub>n</sub> = L) | (M = H)                                                                                                                                                                                                            | $(M = L) (C_n = H)$      |  |  |
| L          | L    | L      | L          | Ā                                                                                                                                                                                                                                                                                                                                                                                                  | A minus 1                    | Ā                                                                                                                                                                                                                  | А                        |  |  |
| L          | L    | L      | н          | AB                                                                                                                                                                                                                                                                                                                                                                                                 | AB minus 1                   | $\overline{A} + \overline{B}$                                                                                                                                                                                      | A + B                    |  |  |
| L          | L    | н      | L          | $\overline{A} + \overline{B}$                                                                                                                                                                                                                                                                                                                                                                      | AB minus 1                   | ĀВ                                                                                                                                                                                                                 | A + B                    |  |  |
| L          | L    | н      | н          | Logic 1                                                                                                                                                                                                                                                                                                                                                                                            | minus 1                      | Logic 0                                                                                                                                                                                                            | minus 1                  |  |  |
| L          | н    | L      | L          | $\overline{A} + \overline{B}$                                                                                                                                                                                                                                                                                                                                                                      | A plus (A + B)               | Logic 0         minus 1           3)         ĀB         A plus AB           B)         B         (A + B) plus A           inus 1         A ⊕ B         A minus B min           AB         AB minus 1         A ⊕ B |                          |  |  |
| L          | н    | L      | н          | Logic 1     minus 1     Logic 0     minus 1 $\overline{A} + \overline{B}$ $A$ plus ( $A + \overline{B}$ ) $\overline{AB}$ $A$ plus $A\overline{B}$ $\overline{B}$ $A$ plus ( $A + \overline{B}$ ) $\overline{B}$ ( $A + B$ ) plus $\overline{A} \oplus \overline{B}$ $A$ minus 8 minus 1 $A \oplus B$ $A$ minus 8 minus 1 $A + \overline{B}$ $A + \overline{B}$ $A + \overline{B}$ $A\overline{B}$ |                              |                                                                                                                                                                                                                    |                          |  |  |
| L          | н    | н      | L          | Ā⊕B                                                                                                                                                                                                                                                                                                                                                                                                | A minus B minus 1            | A ⊕ B                                                                                                                                                                                                              | A minus B minus 1        |  |  |
| L          | н    | н      | н          | Ā ⊕ B         A minus B minus 1         A ⊕ B         A min           A + B         A + B         A B         A B                                                                                                                                                                                                                                                                                  |                              | AB minus 1                                                                                                                                                                                                         |                          |  |  |
| н          | L    | L      | L          | ĀΒ                                                                                                                                                                                                                                                                                                                                                                                                 | A plus (A + B)               | Ā + B                                                                                                                                                                                                              | A plus AB                |  |  |
| н          | L    | L      | н          | A ⊕ B                                                                                                                                                                                                                                                                                                                                                                                              | A plus B                     | $\overline{A} \oplus \overline{B}$                                                                                                                                                                                 | A plus B                 |  |  |
| н          | L    | н      | L          | в                                                                                                                                                                                                                                                                                                                                                                                                  | AB plus (A + B)              | в                                                                                                                                                                                                                  | (A + B) plus AB          |  |  |
| н          | L    | н      | н          | A + B                                                                                                                                                                                                                                                                                                                                                                                              | A + B                        | AB                                                                                                                                                                                                                 | AB minus 1               |  |  |
| н          | н    | L      | L          | Logic 0                                                                                                                                                                                                                                                                                                                                                                                            | A plus A (Note 1)            | Logic 1                                                                                                                                                                                                            | A plus A (Note 1)        |  |  |
| н          | н    | L      | н          | AB                                                                                                                                                                                                                                                                                                                                                                                                 | AB plus A                    | A + B                                                                                                                                                                                                              | (A + B) plus A           |  |  |
| н          | н    | н      | L          | AB                                                                                                                                                                                                                                                                                                                                                                                                 | AB minus A                   | A + B                                                                                                                                                                                                              | (A + B) plus A           |  |  |
| н          | н    | н      | н          | А                                                                                                                                                                                                                                                                                                                                                                                                  | A                            | A                                                                                                                                                                                                                  | A minus 1                |  |  |

The definition is from the function table of ALU. For example, for Load instruction, if I load an 8 into address 4, the result is going to be:

| MUX | W | Cn | М | S3 | S2 | S1 | S0 | DB3 | DB2 | DB1 | DB0 | RAM3 | RAM2 | RAM1 | RAM0 |
|-----|---|----|---|----|----|----|----|-----|-----|-----|-----|------|------|------|------|
| 1   | 0 | 1  | 0 | 0  | 0  | 0  | 0  | 1   | 0   | 0   | 0   | 0    | 1    | 0    | 0    |

Input these 16 values for the DIP switch and then use the clock one time, it will show the result of "8" "1" in the LED display.

# **Results:**

A 4-bit CPU was built that executes the given set of instructions. The ACC and PC were displayed as shown in the given figure 7-i and each instruction was two bytes long. To test the CPU, one DIP switch was used to enter both bytes of the instruction. If the LSB of PC is 0 then DIP switch is the BYTE 0 or op-code byte and if the LSB is 1 then DIP switch is BYTE 1 or source/destination code. After testing from the instruction, there are 14 works correctly and 4 instructions don't work which are (JMPZ, JIFZ, JIFN, and JIFP). The PC works correctly.

| 1/6         | Run the Following Program |                            |                   |  |  |  |  |
|-------------|---------------------------|----------------------------|-------------------|--|--|--|--|
| Instruction | ACC Disp.                 | PC Disp.                   | Notes             |  |  |  |  |
| LDI 6       | 6                         | 12                         | ALL OF MERICAL    |  |  |  |  |
| STORE 7)-6  | 6.                        | 2.                         |                   |  |  |  |  |
| LDI 3       | 3                         | 3.                         |                   |  |  |  |  |
| LOAD 7      | 6.                        | 4.                         |                   |  |  |  |  |
| LDI 7-      | T                         | 5-                         |                   |  |  |  |  |
| ADD 7       | 13 1101                   | 6                          |                   |  |  |  |  |
| JIFN        |                           | The Spectrum of the second | the second        |  |  |  |  |
| ADDI 8      |                           | a the state of the         |                   |  |  |  |  |
| JMPZ        |                           | all the second             |                   |  |  |  |  |
| LDIO        |                           |                            |                   |  |  |  |  |
| IFZ         |                           | all all all and the second | The second second |  |  |  |  |

1<sup>st</sup> clock cycle: load (DB) a value 6 in ACC.

 $2^{nd}$  clock cycle: store the value 6 in the ram address 7.

3<sup>rd</sup> clock cycle: load (DB) a value 3 in ACC.

4<sup>th</sup> clock cycle: load the value already store in address 7 (which is 6 according to second step)

5<sup>th</sup> clock cycle: load (DB) a value 7 in ACC.

 $6^{th}$  clock cycle: add value 7 and the value in the ram (address 7whcih is 6) so 7+6=13.

# **Conclusion:**

A 4-bit CPU was built that executes the given set of instructions. The ACC and PC were displayed as shown in the given figure 7-i and each instruction was two bytes long. To test the CPU, one DIP switch was used to enter both bytes of the instruction. If the LSB of PC is 0 then DIP switch is the BYTE 0 or op-code byte and if the LSB is 1 then DIP switch is BYTE 1 or source/destination code. After testing from the instruction, there are 14 works correctly and 4 instructions don't work which are (JMPZ, JIFZ, JIFN, and JIFP). The PC works correctly.



#### **Circuit Schematic:**